Peripheral pin controller (Q16919283)
Jump to navigation
Jump to search
feature present in the StrongARM CPU family that controls IO ports
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Peripheral pin controller |
feature present in the StrongARM CPU family that controls IO ports |
Statements
Sitelinks
Wikipedia(1 entry)
- enwiki Peripheral pin controller