logical effort (Q175376)

From Wikidata
Jump to: navigation, search
straightforward technique used to estimate delay in a CMOS circuit
    No aliases defined
[edit]
Language Label Description Also known as
English
logical effort
straightforward technique used to estimate delay in a CMOS circuit

    Statements

    [edit]
    [edit]
    [edit]
    [edit]
    [edit]
    [edit]
    [edit]